Developer embeds 32-bit RISC-V CPU inside Qwen model weights

A developer built a 32-bit RISC-V CPU directly inside the weights of the Qwen3.5-4B model, letting it execute instructions internally. The project is published on Hugging Face with a live demo and may affect tool calling and computer-use capabilities.

• Developer previews 4B coding model that generates 3D scenes2026-10-25
• Nearly half of new Korean AI models build on Chinese foundations2026-10-25
• FairStress: New benchmark evaluates fairness in LLM decision-making2026-10-20
• Researchers show edited open models can hide backdoors2026-10-20
• Qwen-Image-2.1-Turbo Lands on Hugging Face2026-10-09